

Aeroflex ECLIPSE Single Event Effects (SEE) High-Speed Test Results

Melanie Berg – Principle Investigator MEI
HAK Kim, Mark Friendlich, Anthony Phan: MEI
Ray Ladbury, Ken LaBel: NASA/GSFC
Steve Buchner: QSS

Test Date: 2/22/2006

Report Date: 6/6/2006

1. INTRODUCTION

This study was undertaken to determine the single event destructive and transient susceptibility of the Aeroflex Eclipse – UT6325. The devices were monitored for Single Event Transient (SET) and Single Event Upset (SEU) induced faults by exposing them to a heavy ion beam at the Texas A&M University Cyclotron Single Event Effects Test Facility. The objective of the study was to determine Bit Error Rates (BER) per day within a synchronous design implemented within a hardened FPGA device and the BER's dependency on: Clock Frequency, Design Architecture (amount of combinatorial logic vs. Sequential logic), and Data pattern (Data Frequency).

2. DEVICES TESTED

There were 6 different architectures tested 2 parts each. The sample size per device (in this case) was not the focus since they are production- high speed parts with very little variation across the CMOS process. The emphasis was to test variations over the design state space. The devices were manufactured on an advanced 0.25um CMOS Antifuse Process Technology with 5 layers of metal. The manufacturer is Aeroflex. The devices tested had a no Lot Date Code, the device had markings of WF01G/QL1082.

Purpose is to investigate SEU Frequency Data Pattern, and Architectural Dependencies. SEU testing targets speeds from 500 KHZ up to 100 MHZ.

2.1 DUT Architecture

The Principle Configuration is a shift register string (175 to 1125 DFF's) with varying levels of combinatorial logic (0, 4 or 8 inverters between DFF's) and Fanout options to the Enable inputs. A By-4 clock divider circuit is implemented to shift the last 4 bits of the Shift register string into a DFF window (SCAN_DATA). The window is output to the tester. A data clock (SHIFT_CLK) is also output to the tester for high speed synchronous data capture. Reset passes through an asynchronous assert – synchronous de-assert circuit and is supplied to every DFF.

The following is the reset circuit used within the DUT. As in the case of the 1000E device, where there is two separate reset control, its it used on both.

The following is the DUT configuration schematic:




Figure 1: Asynchronous Assert - Synchronous De-assert

DUT Top Level Architecture




Figure 1: Device Under Test Top Level Architecture

The following demonstrates details of the shift register strings.




Figure 2: Shift Register String with Optional Combinatorial Logic

Various levels of combinatorial logic are used in order to measure possible transient susceptibility. If the Eclipse device is susceptible to transients, then faults will be frequency dependent. Fan-out to the enables is used to investigate multiple bit hits and the hardness of the enable MUX that is within every Eclipse DFF primitive. A string length of 175 and 1120 are tested with and without the combinatorial logic. A string length of 1120 is tested without the combinatorial logic in order to insure that the additional faults are not from the larger area of the additional combinatorial logic.

3. TEST FACILITY

3.1 Heavy Ion.

Facility: Texas A&M University Cyclotron Single Event Effects Test Facility, 15 MeV/amu tune).

Flux: 1.0E04 to 2.0E05 particles/cm²/s

Fluence: All tests were run to 1×10^7 p/cm² or until destructive or functional events occurred.

Table 1: LET Table

Ion	Energy (MEV/Nucleon)	LET (MEV/cm ² /mg) 0 deg	LET (MEV/cm ² /mg) 45 deg
Ar	15	8.5	12
Cu	15	20.7	
Kr	15	28.5	40.26
Xe	15	52.7	74.5

3.2 Proton

Tests were performed at two facilities.

Facility: Crocker Nuclear Laboratory (CNL) at the University of California at Davis (UCD)

Flux: 1.0E09 particles/cm²/s

Fluence: All tests were run to 7.14E11 p/cm²

Energy : 63 Mev-protons

Facility: Indiana University Cyclotron Facility (IUCF)

Flux: 3.0E9 particles/cm²/s

Fluence: All tests were run to 1.0E12 p/cm²

Energy : 195 MeV - incident

4. TEST CONDITIONS

Test Temperature: Room Temperature

Operating Frequency: 15 MHZ to 150MHZ

Power Supply Voltage: 3.3v I/O and 1.5V Core.

5. TEST METHODS

5.1 Architectural Overview

The Eclipse controller/processor is instantiated as a sub component within the Low Cost Digital Tester (LCDT). The LCDT consists of a Mother Board (FPGA Based Controller/Processor) and a daughter board (containing DUT and its associated necessary circuitry). There was a daughter board created for each DUT. The objective of this DUT Controller/processor is to supply inputs to the Eclipse Device and perform data processing on the outputs of the Eclipse. The LCDT communicates with a user controlled PC. The user interface is LAB-VIEW. It will send user specified commands to the mother board and receive information from the mother board. Please see Documents: "LCDT" and "General Tester" for further information concerning the LCDT functionality. The LCDT is connected to the Eclipse DUT as shown in the following Block Diagram.




Figure 3: System Level Tester Architecture

5.1.1 I/O List and Definitions

Table 2: I/O Table

Input Name	Description	Direction	Synchronous	Slew	Pullup
CLK	System clock of the LCDDT	Input	Clock		N
RESET	LCDDT system reset	Input	A		N
RX232	Serial receive input	Input	A		N
SCAN_DATA(4:0)	Data window of Eclipse. Data is processed by LCDDT and compared against expected value	Input	A		N
SHIFT_CLK	Output clock of ECLIPSE. Used to control SCAN_DATA capture. SHIFT_CLK is always ¼ the speed of CLK_SR_A. However it is not synchronous with CLK_SR_A	Input	A		N
CLK_SR_A	Input clock to ECLIPSE. Max speed is 150mhz	Output		FAST	N
CLR	Reset to the Eclipse	Output		FAST	N
D_SR	Data Input to the Eclipse	Output			N
TX232	Serial transmission line	Output			N


5.2 Requirements

The requirements for the Eclipse LCDT tester are listed in Table 3.

Table 3 – Requirements Table

Item	Requirement
1	Supply System Clock to the Eclipse DUT
2	Supply Reset to Eclipse
3	Supply Data Input to the Eclipse
4	Clock Frequency of Eclipse shall be variable
5	Maximum Eclipse input clock frequency shall be 150Mhz
6	0,1, and checker board data patterns shall be generated and placed on the ECLIPSE data lines
7	ECLIPSE reset shall be active low
8	ECLIPSE reset shall be active for at least 3 ECLIPSE system clocks
9	ECLIPSE Data Inputs shall be stable at the Rising Edge of the ECLIPSE system clock with a set-up time of 3ns and a hold time of 3ns
10	ECLIPSE data inputs shall be captured by the LCDT data processing module once detecting the rising edge of the data clock (SHIFT_CLK)
11	SHIFT_CLK rising edge detection must include a metastability filter because the SHIFT_CLK input is asynchronous.
12	Input Data must be registered before the data processing block implements the compares – protects against radiation induced I/O transients.
13	Data processing block shall report every error to the FIFO block

The tester supplies inputs as follows: Data (D_SR) changes at the falling edge of the input clock (CLK_SR) so that it is stable and can be captured at the rising edge. CLK_SR and D_SR will be at the user specified frequency. The user will also supply (by command) the preferred data pattern. Data patterns range from all 0's , all 1's, and alternating 1's and 0's.



5.3 User Interface and Control

The User controls the tests via a LABVIEW interface running on a PC. The PC communicates with the LCDT with a RS232 serial link. The format of communication is a command/Data 4 byte word.

Table 4: Summary of Commands Used in Eclipse Tester

Command :	Command	D0	D1	D2	Description
01	Reset DUT	N	N	N	Resets ECLIPSE
02	Start Test	N	N	N	Starts ECLIPSE clock and data generation
90	Pattern Number	Y	N	N	0,1,or checker board
A0	Clock Frequency	Y	N	N	Clock frequency divider of 150mhz

The following is a detailed description of commands and their associated functionality.

5.3.1 RESET DUT:

The RESET DUT command is decoded as x01. The following represents the command as noted in Table 4:



Figure 4: Reset Command Format – Command Number, D0, D1, and D2

Once decoded, all DUT inputs will go into reset mode (Reset, CLK_SR and D_SR are low)

5.3.2 START TEST:

START TEST is decoded as x02. The following represents the command as noted in Table 4:

x02	xx	xx	xx
-----	----	----	----

Figure 5: Start Command Format

All other commands should be supplied before start test. I.e. the user should define the pattern and clock frequency before administering a start. This command activates the CLK_SR and D_SR DUT inputs.

5.3.3 PATTERN NUMBER:

There are three data patterns that can be generated by the tester. Data can be a static 0, a static 1, or alternate every ECLIPSE clock cycle (checker board). The command number is x90. The first byte of data (D0) is also decoded (all other bytes are ignored but must be supplied – i.e. all commands must be 4 bytes of data).

x90	x00	xx	xx
x90	x01	xx	xx
x90	x02	xx	xx

Figure 7: Pattern Command Format

D0 decode is as follows:

X00: Static 0

X01: Static 1

X02: Checkerboard Pattern

5.3.4 CLOCK FREQUENCY:

The clock frequency command is decoded as xA0 and D0. The following represents the command as noted in Figure 8: Clock Frequency Command Format

:

xA0	xnn	xx	xx
-----	-----	----	----

Figure 8: Clock Frequency Command Format

Upon the receipt of this command, D0 is used as a clock frequency divider. This command must be sent after a RESET DUT and before a START TEST. D0 must be an even number and must be greater than or equal to 2. The associated output is CLOCK_FREQ. See the LCDT General Tester for more information concerning the processing of CLOCK_FREQ.

5.4 Processing the DUT Outputs

The outputs of the DUT are fed to the tester for data processing. The objective of the data processing is to synchronously capture data using SHFT_CLK (as a data enable) and SCAN_DATA (as a 4 bit window of DUT Data). SHFT_CLK has a maximum frequency of 37.5MHz (150 MHz divided by 4). It is a control signal indicating new data. It is considered asynchronous to the tester and is sampled using the tester's system clock (max 150 MHz). Thus, the tester's sampling clock will always be 4 times as fast as SHFT_CLK. The SHFT_CLK is fed into a metastability filter and an edge detect. This process takes 1 to 2 clock cycles of the sampling clock (detection will be delayed by 1 to 2 sampling clock cycles of the actual edge). Once the edge is detected, data is then sampled and registered. The data is then registered again. The comparison is made against the second registered data and if there is a mismatch, the error is reported.




Figure 9:

Timing Diagram of Expected DUT Outputs

6. HEAVY ION RESULTS: TEXAS A&M UNIVERSITY

The ECLIPSE devices were irradiated with Argon, Copper, Krypton, and Xenon beams at normal incidence, 0 and 45 degrees (yielding effective LETs of approximately 8.5, 12, 28.5, 40.26, 52.7, 74.5 MeV•cm²/mg) at the Texas A&M University Cyclotron Single Event Effects Test Facility (please refer to Section Error! Reference source not found.). Faults from the ECLIPSE devices were encountered at all LETs at 100 MHz. However, the number of SEUs was very low at Argon.

The ECLIPSE devices were tested to measure the Single Event latchup cross section under the above conditions. Each part was placed in the beam until a Single Event latch (SEL) event occurred or 10⁷ ions/cm² – the beam fluence was then recorded. During our experiment, no Single Event latchup events occurred, yielding a threshold SEL LET for latchup of > 74.5 MeV•cm²/mg.

The ECLIPSE devices were also tested to measure the error cross section under the above conditions. Each part was placed in the beam until 10^7 ions/cm² was reached. An average cross section per bit was determined for a given LET as the number of fault events observed divided by the total fluence of the associated run at that LET.

6.1 Cross Section with respect to LET

As the LET value increases, so does the transient width. The error cross section is directly proportional to the LET. Most runs at an LET of 8.5MeV*cm²/mg yielded no error. However, there was a small number of runs with error. LET threshold is approximately at this point of 8.5MeV*cm²/mg.




Figure 10: Comparison of two Architectures: Cross Section and LET @ 50-100MHZ – Data Pattern = Alternating

6.2 Bit Error Rate Calculations

Using the **CREME96** at worst case GEO, the errors-bit/day were:

- 50 to 100 MHz and no extra level of combinatorial logic (0F0L) : < 5E-9

The results show a very large difference compared to the ACTEL reported data sheet value of <4E-11.

6.3 Architectural and Frequency Effects

At each LET, several tests were performed at various frequencies on all of the shift register string types. The DFF primitive within the ECLIPSE series contains combinatorial logic and contains shared input Data and Clock signals. Theoretically, there should be a linear increase of cross section corresponding to frequency. However, this was not the case, as the frequency increased, the cross-section did not increase. This suggests that transients do not have a significant affect on the error cross section.




Figure 6 : ACTEL RCELL DFF Primitive: Triple Mode Redundant Flip Flops

**Frequency vs. Normalized Cross Section
@ LET 54 Mev*cm²/mg**




Figure 7: Frequency vs. Cross Section: Eclipse is not Frequency Dependant

The shift register strings containing combinatorial logic (8F4L, 0F0L, 0F8L) had statistically similar error cross-sections. This follows with the absence of frequency effects – i.e. transients are not a significant factor. The research suggests that the softest portion of the Eclipse FPGA is the flip-flops.

6.4 Data Pattern Effects

Static data input yielded lower error cross sections than the alternating data pattern for all shift register strings.




Figure 8: Test Patterns with respect to Normalized Cross Section

6.5 Device Timing after Testing

The original circuits were all able to be run at 100MHZ. After the initial Heavy Ion Testing, none of the circuits were able to be run at 80MHZ and above. Operating frequency was observed at 60MHZ (actual highest operational frequency may be somewhere between 60MHZ and 80MHZ). One circuit that has never been tested can still be run at 100MHZ.

6.6 Bursts

Because of the synchronous nature of the tester in respect to the DUT, it is possible to capture, and analyze data every clock cycle (even at its highest speed – 100MHZ). Every fault is time stamped and a burst counter is incremented if there is a fault in the following clock cycle (as just previously analyzed – novel approach). This methodology of testing affords the analysis an increase in visibility to fault data interpretation.

Bursts were seen only at LET values greater than 21 Mev*cm²/mg. When bursts were values of long strings of “0” with the existence of a SHFT_CLK no matter the data pattern – bursts were assumed to be on the reset line. There were some occurrences when there was a loss of the (SHFT_CLK) with no recovery (only upon system reset)– the source has not been determined.

7. PROTON RESULTS

Limited tests performed due to the lack of samples and time. The following are the results from the separate test proton test trips (please refer to Section **Error! Reference source not found.**)

7.1 Proton dose levels (63 MeV protons) of 100 to 200 krad(Si) per device.

No SEUs observed at 15 MHz for any string. Few SEUs observed at worst case 150 MHz. SEU Cross-section of $6.65E-16$ cm² per device for 4F4L. A SEU Cross-section of $3.5E-15$ cm² per device for 4F8L has been calculated. There is roughly an order of magnitude confidence level on results (low statistics). There were no SEUs observed on other DUT strings at 150 MHz

7.2 Proton dose levels (195 MeV protons) of 300 krad(Si) per device

There were no SEUs observed at 18.75 MHz for any string. Just a few SEUs observed at worst case 150 MHz. A SEU Cross-section of $8.5E-16$ cm² was calculated per device for 8F0L and a SEU Cross-section of $2.8E-16$ cm² was calculated per device for 8F8L

8. RECOMMENDATIONS

In general, devices are categorized based on heavy ion test data into one of the four following categories:

Category 1: Recommended for usage in all NASA/GSFC spaceflight applications.

Category 2: Recommended for usage in NASA/GSFC spaceflight applications, but may require mitigation techniques.

Category 3: Recommended for usage in some NASA/GSFC spaceflight applications, but requires extensive mitigation techniques or hard failure recovery mode.

Category 4: Not recommended for usage in any NASA/GSFC spaceflight applications.

Research Test Vehicle: Please contact the P.I. before utilizing this device for spaceflight applications

The ECLIPSE series FPGAs are Category 2 devices.

9. FURTHER TEST REQUIREMENTS

Additional Data points (data pattern and frequency, with respect to LET) are needed to fill out the data sets for some of the architectures

9.1 Appendix 1:

ECLIPSE URL: <http://ams.aeroflex.com/ProductFiles/DataSheets/FPGA/RadHardEclipseFPGA.pdf>